


SIMBIO-SYS ME

The ATF280 in the Simbio-Sys instrument of BepiColombo

Vincent Carlier - IAS Orsay
(Paris-Sud/Saclay University)








Context

SIMBIO-SYS ME

- ESA (MPO) / JAXA (MMO) cooperation for Mercury exploration
 - MPO = 11 instruments
 - Simbio-Sys instrument : Mercury surface study
 - **HRIC** : High Resolution Channel
 - **STC** : Stereo Channel
 - **VIHI** : Vis/NIR spectrometer
 - IAS is Co-PI on Simbio-Sys, in charge of the DPUs of Main Electronic
 - **DPU** (cold redundancy):
 - S/C interface
 - Cameras interface
 - **Image compression (Y.Langevin algorithm)**
- => ~70% of the data of MPO mission**





Summary


SIMBIO-SYS ME


- DPU Synoptic & components from Atmel
- FPGA implementations
 1. VIHI channel: SpaceWire & Pre-processing
 2. VIHI channel: WT
 3. HRIC and STC channels: SpaceWire & WT
- Pictures
 - Main Electronic
 - PCB



DPU Synoptic

SIMBIO-SYS ME






Atmel components

SIMBIO-SYS ME


- **Atmel RTC AT7913**
 - TM/TC interface (from SpaceCraft)
 - Data processing controller
 - SpaceWire interface with S/C : TX 100Mb/s – RX 10Mb/s
 - Clocked at 50MHz
- **Atmel FPGA ATF280**
 - SpaceWire (UoD v2.3) interface with imagers : TX 25Mb/s – RX 100Mb/s
 - Wavelet Transform : 2Mpixel/s (16Mbit/s)
 - Two 1Mbit memories (AT17LV010) cascaded per FPGA
 - Clocks :
 - System at 20MHz / 25MHz.
 - Specific small parts at 100MHz and 50MHz
- **Atmel processor AT697**
 - Tree-Coding data compression
 - from 3-bit to 1-bit per pixel
 - max throughput : 16Mbit/s
 - Clocked at 100MHz



Summary

SIMBIO-SYS ME

- DPU Synoptic & components from Atmel
- FPGA implementations
 1. VIHI channel: SpaceWire & Pre-processing
 2. VIHI channel: WT
 3. HRIC and STC channels: SpaceWire & WT
- Pictures
 - Main Electronic
 - PCB



1. VIHI: SpW & Pre-proc

- Functionalities

- SpaceWire to Proximity Electronic
- Memory management: image acquisition/sub-pictures extraction
- Spectral Preprocessing (before WT)
- SPI, RTC address decoding ...

- Characteristics :



- Area = 6192 Core Cells (43.0%, with routing)
- 196 IOs


- Design :

- 1 multipliers : 16x21
- Adders/Subtractors, Counters, comparators

- Clocks:

- CPCU: 50MHz / 25MHz / 20MHz / 12MHz
- Leon: 100MHz / 20MHz / 10MHz
- RX_CLK: 50MHz






Summary

SIMBIO-SYS ME


- DPU Synoptic & components from Atmel
- FPGA implementations
 1. VIHI channel: SpaceWire & Pre-processing
 2. **VIHI channel: WT**
 3. HRIC and STC channels: SpaceWire & WT
- Pictures
 - Main Electronic
 - PCB



Summary



SIMBIO-SYS ME


- DPU Synoptic & components from Atmel
- FPGA implementations
 1. VIHI channel: SpaceWire & Pre-processing
 2. VIHI channel: WT
 3. **HRIC and STC channels: SpaceWire & WT**
- Pictures
 - Main Electronic
 - PCB



3. HRIC/STC: SpW & WT


- Functionalities:
 - SpaceWire interface with Proximity Electronic
 - Memory management: image acquisition/sub-pictures extraction
 - Spatial Wavelet Transform
- Characteristics :
 - Area = 7558 Core Cells (52.49 %, with routing)
 - 196 IOs
- SpaceWire :
 - TX : 20Mb/s (SDR, not optimized)
 - RX : 100Mb/s
 - Specific manual Place & Route
- Clocks
 - 2 primary clocks
 - 4 derived clocks
 (cf. below)






3. HRIC/STC: SpW & WT

Clock distribution






3. HRIC/STC: SpW & WT

SIMBIO-SYS ME

Timings analysis (STA from IDS)

Clock name	Target	STA (IDS)	Nb of cells	All design are validated by test at target frequencies under the worst case conditions (temperature and voltage) corresponding to the mission profile.
SDCLK_TC	100MHz	118.91MHz	3	
SYSCLK	20MHz	15.62MHz	1727	
SLOWCLK	10MHz	21.66MHz	31	
TXBIT_CLK	20MHz	33.77MHz	93	
RX_CLK	50MHz	43.84MHz	106	
RTC_CS _n	N/A	N/A		





3. HRIC/STC: SpW & WT

SIMBIO-SYS ME

Details of the SpaceWire IP

- UoD codec v2.3 (supplied by ESA)
- Performances :
 - TX 20Mb/s (SDR)
 - RX 100Mb/s
- Specific manual Place & Route for RX data path :
 - manual placement of some cells (<10)
 - manual routing of RX_CLK :
 - * short local routing for <10 cells
 - * global routing for the rest of SpaceWire RX datapath





Summary


SIMBIO-SYS ME

- DPU Synoptic & components from Atmel
- FPGA implementations
 1. VIHI channel: SpaceWire & Pre-processing
 2. VIHI channel: WT
 3. HRIC and STC channels: SpaceWire & WT
- **Pictures**
 - Main Electronic
 - PCB




Main Electronic

SIMBIO-SYS ME




Main Electronic





Nominal QM - DPU Top

SIMBIO-SYS ME



Nominal QM - DPU Bottom





SIMBIO-SYS ME

Thank you for attention

For further questions :
vincent.carlier@ias.u-psud.fr

